Date of Award
12-1994
Document Type
Thesis
Degree Name
Master of Science in Computer Engineering
Department
Department of Electrical and Computer Engineering
First Advisor
Henry Potoczny, PhD
Abstract
This research effort considers heuristic and cost model based techniques for the optimal partitioning of VHDL circuits for parallel simulation. Correlation statistics are gathered on a wide variety of graph-based a priori parameters. Linear regression is used to identify significant parameters for inclusion in a representative cost model. Driving a greedy search, this cost model is used to improve upon initial heuristic partitions. The influence of feedback dominated previous research so a no-feedback algorithm is used to create the initial partition The circuits studied range from 1,050 to 4,243 gates.
AFIT Designator
AFIT-GCS-ENG-94D-10
DTIC Accession Number
ADA289317
Recommended Citation
Hurford, Joel F., "Accelerating Conservative Parallel Simulation of VHDL Circuits" (1994). Theses and Dissertations. 6384.
https://scholar.afit.edu/etd/6384