Abstract
An active attestation apparatus verifies at runtime the integrity of untrusted machine code of an embedded system residing in a memory device while it is being run/used with while slowing the processing time less than other methods. The apparatus uses an integrated circuit chip containing a microcontroller and a reprogrammable logic device, such as a field programmable gate array (FPGA), to implement software attestation at runtime and in less time than is typically possible with comparable attestation approaches, while not requiring any halt of the processor in the microcontroller. The reprogrammable logic device includes functionality to load an encrypted version of its configuration and operating code, perform a checksum computation, and communicate with a verifier. The checksum algorithm is preferably time optimized to execute computations in the reprogrammable logic device in the minimum possible time.
Document Type
Patent
Status
Issued
Issue Date
11-29-2022
Patent Number
US 11514168 [ 11,514,168 ] ; US11514168B2
CPC Classification
G 06 F 21/64
Application number
17/341575
Assignees
United States of America as represented by the Secretary of the Air Force, Wright-Patterson AFB
Filing Date
6-8-2021
Recommended Citation
Stephenson, M. M., Reber, P. A., Sweeney, P. J., & Graham, S. R. (2022). Active Attestation of Embedded Systems (United States Patent No. US11514168B1). https://scholar.afit.edu/patents/104