## Date of Award

12-24-2015

## Document Type

Dissertation

## Degree Name

Doctor of Philosophy (PhD)

## Department

Department of Electrical and Computer Engineering

## First Advisor

Derrick Langley, PhD

## Abstract

Probabilistic computing offers potential improvements in energy, performance, and area compared with traditional digital design. This dissertation quantifies energy and energy-delay tradeoffs in digital adders, multipliers, and the JPEG image compression algorithm. This research shows that energy demand can be cut in half with noisesusceptible16-bit Kogge-Stone adders that deviate from the correct value by an average of 3 in 14 nanometer CMOS FinFET technology, while the energy-delay product (EDP) is reduced by 38 . This is achieved by reducing the power supply voltage which drives the noisy transistors. If a 19 average error is allowed, the adders are 13 times more energy-efficient and the EDP is reduced by 35 . This research demonstrates that 92 of the color space transform and discrete cosine transform circuits within the JPEG algorithm can be built from inexact components, and still produce readable images. Given the case in which each binary logic gate has a 1 error probability, the color space transformation has an average pixel error of 5.4 and a 55 energy reduction compared to the error-free circuit, and the discrete cosine transformation has a 55 energy reduction with an average pixel error of 20.

## AFIT Designator

AFIT-ENG-DS-15-D-001

## DTIC Accession Number

AD1002544

## Recommended Citation

Allen, Christopher I., "Demonstration of Inexact Computing Implemented in the JPEG Compression Algorithm using Probabilistic Boolean Logic applied to CMOS Components" (2015). *Theses and Dissertations*. 230.

https://scholar.afit.edu/etd/230